Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors by Guo, Jing et al.
Purdue University
Purdue e-Pubs
Other Nanotechnology Publications Birck Nanotechnology Center
4-29-2002
Performance Projections for Ballistic Carbon
Nanotube Field-Effect Transistors
Jing Guo
Purdue University, Main Campus
Mark Lundstrom
Purdue University, Main Campus, lundstro@purdue.edu
Supriyo Datta
Purdue University, Main Campus
Follow this and additional works at: http://docs.lib.purdue.edu/nanodocs
Part of the Nanoscience and Nanotechnology Commons
This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for
additional information.
Guo, Jing; Lundstrom, Mark; and Datta, Supriyo, "Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors"
(2002). Other Nanotechnology Publications. Paper 189.
http://docs.lib.purdue.edu/nanodocs/189
Performance projections for ballistic carbon nanotube field-effect
transistors
Jing Guo, Mark Lundstrom, and Supriyo Datta 
 
Citation: Appl. Phys. Lett. 80, 3192 (2002); doi: 10.1063/1.1474604 
View online: http://dx.doi.org/10.1063/1.1474604 
View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v80/i17 
Published by the American Institute of Physics. 
 
Related Articles
Complementary metal–oxide–semiconductor compatible athermal silicon nitride/titanium dioxide hybrid micro-
ring resonators 
Appl. Phys. Lett. 102, 051106 (2013) 
Thermal analysis of amorphous oxide thin-film transistor degraded by combination of joule heating and hot
carrier effect 
Appl. Phys. Lett. 102, 053506 (2013) 
Programmable ZnO nanowire transistors using switchable polarization of ferroelectric liquid crystal 
Appl. Phys. Lett. 102, 053504 (2013) 
Channel access resistance effects on charge carrier mobility and low-frequency noise in a polymethyl
methacrylate passivated SnO2 nanowire field-effect transistors 
Appl. Phys. Lett. 102, 053114 (2013) 
Tungsten oxide proton conducting films for low-voltage transparent oxide-based thin-film transistors 
Appl. Phys. Lett. 102, 052905 (2013) 
 
Additional information on Appl. Phys. Lett.
Journal Homepage: http://apl.aip.org/ 
Journal Information: http://apl.aip.org/about/about_the_journal 
Top downloads: http://apl.aip.org/features/most_downloaded 
Information for Authors: http://apl.aip.org/authors 
Downloaded 06 Feb 2013 to 128.46.94.26. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions
Performance projections for ballistic carbon nanotube field-effect
transistors
Jing Guo,a) Mark Lundstrom, and Supriyo Datta
Purdue University, 1285 Electrical Engineering Building, West Lafayette, Indiana 47907
~Received 13 February 2002; accepted for publication 1 March 2002!
The performance limits of carbon nanotube field-effect transistors ~CNTFETs! are examined
theoretically by extending a one-dimensional treatment used for silicon metal–oxide–
semiconductor field-effect transistors ~MOSFETs!. Compared to ballistic MOSFETs, ballistic
CNTFETs show similar I – V characteristics but the channel conductance is quantized. For
low-voltage, digital applications, the CNTFET with a planar gate geometry provides an on-current
that is comparable to that expected for a ballistic MOSFET. Significantly better performance,
however, could be achieved with high gate capacitance structures. Because the computed
performance limits greatly exceed the performance of recently reported CNTFETs, there is
considerable opportunity for progress in device performance. © 2002 American Institute of
Physics. @DOI: 10.1063/1.1474604#
Recent demonstrations of carbon nanotube field-effect
transistors and circuits suggest that these devices could play
an important role in future electronic systems.1–4 Previous
theoretical studies of nanotube devices have mostly focused
on two terminal devices, such as PN junctions and Schottky
diodes,5–7 but from an application point of view, the transis-
tor is the most interesting. To date, experimentally fabricated
carbon nanotube field-effect transistors ~CNTFETs! have em-
ployed channel lengths of several hundred or thousand na-
nometers and often display a large contact resistance be-
tween metal and nanotube. In addition, it is not yet clear how
these devices operate. One possibility is that the gate field
modulated the width of a barrier at the source contact, analo-
gous to the Schottky barrier metal–oxide–semiconductor
field-effect transistor ~MOSFET!.8 In this letter, we theoreti-
cally evaluated the performance limit for CNTFETs by
extending the one-dimensional ~1D! theory of ballistic
MOSFETs to ideal, ballistic CNTFETs. We show that the
characteristics of ballistic CNTFETs are affected by the 1D
nature and nonparabolic band structure of the nanotube. The
results indicate that reported CNTFETs operate well below
the upper limit and suggest that improved technology ~e.g.,
low resistance contacts, better gate electrostatics, and shorter
channel lengths! will produce substantial performance im-
provements. Finally, we compare ideal, ballistic CNTFETs to
ideal, ballistic MOSFETs in order to examine the role for
CNTFETs in low-voltage, high-density, digital applications.
The modeled device, a coaxially gated, N-type CNTFET
with nanotube diameter d51 nm, insulator thickness t ins
51 nm, and dielectric constant k54, is schematically shown
in Figs. 1~a! and 1~b!. The intrinsic nanotube channel is sepa-
rated from the source/drain metal contact by the heavily
N-doped nanotube source/drain extension to minimize the
Miller capacitance between gate and source/drain electrode.
The source/drain region could also be realized by using
weakly coupled metal-nanotube contacts with an appropriate
metal work function.9 We assume that the metal-nanotube
contact resistance, RC50, and carrier transport through
nanotube is ballistic ~no scattering!. Calculations base on
these assumptions should establish the upper limit of
CNTFET performance.
We calculate the ballistic limit I – V characteristics of a
CNTFET by a procedure analogous to Natori’s treatment of
the ballistic silicon MOSFET.10–13 The procedure begins by
calculating the equilibrium charge density, QL , versus gate
voltage, VG , by solving the Poisson equation self-
consistently with the carrier population in the carbon
nanotube.14,15 Above the threshold voltage, VT , the charge in
the nanotube increase approximately linearly with the gate
voltage. In a long-channel transistor, the charge density at the
a!Electronic mail:guoj@purdue.edu
FIG. 1. Schematic diagrams of the modeled, coaxially gated CNTFET. ~a!
Cross section along the nanotube channel direction. The hatched line regions
are the heavily N-doped nanotube source and drain, and the thin cross-
hatched line region is the intrinsic nanotube channel. ~b! Cross section per-
pendicular to the nanotube channel direction, which shows the gate configu-
ration. ~c! The subband profile vs the position along the channel direction.
At the top of barrier, the 1k states and the 2k states are populated accord-
ing to the source Fermi level ms and the drain Fermi level mD , respectively.
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beginning of the channel, QL , is equal to its value at equi-
librium and is independent of the drain voltage. In an elec-
trostatically well-designed, short-channel transistor, QL is
approximately independent of drain voltage, except that the
value of VT may be shifted by two-dimensional
electrostatics.15 We may, therefore, assume that an appropri-
ately shifted, equilibrium QL vs VG relation holds at the top
of the source-channel barrier. The magnitude of the resulting
VT is selected to achieve the specified Ioff . This approach
captures the essential physics of the device, but a two- or
three-dimensional solution of Poisson’s equation will be nec-
essary to evaluate the magnitude of the VT shift and the
output conductance, and to address the scaling limit for
CNTFETs.16
At the top of the barrier, the 1k states are populated by
injection from the source and the 2k states by injection from
the drain, as shown in Fig. 1~c!. Therefore, the electron den-
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where ms is the source Fermi level and, f (E) is the Fermi






Q~ uE2E0u2D i!, ~2!
where b’1.44 Å and t’2.5 eV are the C–C bonding dis-
tance and energy, respectively, and Q(x) equals 1 for posi-
tive x and 0 otherwise. The parameter, E0 , is the middle gap
energy, and D i is the bottom of the ith conduction band
relative to E0 .17 Summation of electron densities over all
conduction bands gives the total electron density. If we set
the source Fermi level to zero, then the only unknown in the
above expressions is E0 . Its value is adjusted iteratively to
maintain the previously computed, shifted equilibrium
charge density, QL(VG). Finally, having determined E0 , the
currents in the positive and negative half k states are evalu-
ated by integration over energy, and their difference gives the
drain current. The details of this procedure and its validation
by detailed simulations are discussed by Natori10,11 and
Lundstrom.16
Figure 2 shows I – V characteristics of the ballistic, co-
axially gated CNTFET assuming a power supply voltage of
0.4 V, which is appropriate for high density, digital applica-
tions in the future.18 The left axis of Fig. 2~a! shows the
computed log(ID) vs VG . As noted earlier, the value of the
threshold voltage was selected ~by adjusting the gate elec-
trode work function! to produce 1022 mA of off-current.
~The off-current specified for 2016 node of ITRS, Ioff
510 mA/mm,18 times the nanotube diameter, d51 nm.! The
on-current is 11.2 mA, well-below the 25 mA obtained for
metallic nanotubes19 because of the limited amount of charge
that can be induced with a low power supply voltage and the
modest dielectric constant assumed. Comparisons with con-
ventional, planar MOSFETs are difficult because of the dif-
ference in device geometries, but we note that the on-off
current ratio (Ion /Ioff’1120) outperforms that of a 10 nm
ballistic MOSFET with the same insulator and power supply
(Ion /Ioff’110).
The right axis of Fig. 2~a! shows that the transconduc-
tance of the coaxially gated CNTFET at VG50.4 V is 63 mS,
about two orders of magnitude larger than the value reported
in a recent study2 ~;0.342 mS! due to two reasons. First, our
use of coaxial geometry with thin insulator offers better gate
controlled electrostatics and about an order of magnitude
larger CG than the planar geometry with thick gate insulator
used in Ref. 2. Second, the average carrier velocity at the top
of the barrier (;2.73107 cm/s) of the ideal, ballistic
CNTFET is larger than the value (;63105 cm/s) in the
experimental CNTFET, which has a channel length of about
1 mm and is likely to be affected by scattering. The larger gm
of the ballistic, coaxial CNTFET suggests that better electro-
static design and downscaling the device, would allow it to
operate closer to the ballistic limit and substantially improve
its performance.
The drain current saturation displayed in the output char-
acteristics @Fig. 2~b!# occurs ~as for a ballistic MOSFET!
when the drain bias is large, so that negative k-states at the
top of the barrier are not occupied. The inset in Fig. 2~b!
shows, however, that the low-bias channel conductance,
GCH , versus gate voltage behaves differently than that of a
MOSFET. For a MOSFET in the degenerate limit, GCH
5M (2e2/h), where M is the number of occupied transverse
modes.20 Because the width of a MOSFET is typically large,
the number of transverse modes, and therefore GCH , in-
creases continuously with gate voltage. For the CNTFET,
however, the channel conductance versus gate voltage is
quantized in units of G054e2/h , because only two modes
per subband can propagate. ~This effect has been discussed
by Yamada.21! The transition between conductance steps is
broadened at room temperature such that for low voltage
operation, the channel conductance is approximately propor-
tional to gate voltage.
FIG. 2. I – V characteristics of the coaxially gated CNTFET. ~a! Computed
log(ID) vs VG ~on the left axis! and transconductance vs VG ~on the right
axis! at VD50.4 V. ~b! The computed ID vs VD characteristic with gate bias
as a parameter. ~VG50.1– 0.4 V, 0.1 V/step.! The inset shows the quantized
channel conductance vs gate voltage at T5300 K. The normalization con-
ductance G054e2/h , where e is the electron charge and h the Planck con-
stant.
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Because the charge at the beginning of the channel is
determined by metal–insulator–semiconductor electrostatics,
it is useful to express the on-current as the product of charge
times the injection velocity @y inj[Ion /QL(0)# , which is sim-
ply the average carrier velocity at the top of the barrier. Fig-
ure 3 plots the injection velocity ~on the left axis! and the
percentage of charge in the first subband ~on the right axis!
versus gate voltage at VD51.0 V. Under low gate voltages
(VG,0.8 V), the relatively small amount of charge at the
top of the barrier occupies only the first subband. As the gate
voltage increases from VG50 V, the Fermi level, EF , moves
to a steeper part of the band, and the injection velocity in-
creases rapidly until EF hits the bottom of the second sub-
band. The band structure of a carbon nanotube allows higher
injection velocities than that for silicon MOSFETs, but only
at high gate voltages for which the Fermi level is well above
the bottom of the first subband.
Finally, we compare the idealized, ballistic CNTFET to
an idealized, ballistic single-gate silicon MOSFET with the
same gate insulator thickness and dielectric constant. This
comparison is most readily done for the planar nanotube ar-
ray. We assume the nanotube diameter d51 nm, insulator
thickness t ins51 nm, dielectric constant k54, and spacing
between neighboring nanotube S52d .2 ~Reducing the spac-
ing to S5d does not double the device performance because
each nanotube image to a narrower width on the gate
plane.14! The gate work functions of the planar CNTFET and
MOSFET are adjusted to produce Ioff510 mA/mm.10 The
resulting ballistic on-current of the planar CNTFET at VDD
50.4 V, 790 mA/mm, is less than that for the silicon
MOSFET, 1100 mA/mm. The difference occurs for two rea-
sons. First, when the gate oxide is thin, an array of cylindri-
cal nanotubes ~with charge almost uniformly distributed
around nanotubes because most of the charge occupies the
first subband! is not as effective as the planar silicon MOS
capacitor in gating charge into the nanotube array.14 Second,
although the nanotube band structure allow a upper limit of
y inj’83107 cm/s ~carrier velocity in graphene!, at VG
50.4 V the limited amount of charge only occupies the bot-
tom of the first subband and results in y inj’1.83107 cm/s.
The performance of the CNTFET, with respect to silicon
MOSFETs, may be improved with better gate electrostatics.
For example, insulators applicable to CNTFETs ~e.g.,
Al2O3 , dielectric constant of 9.4! can have higher dielectric
constant than SiO2 and imbedding the nanotube in the gate
insulator may increase CG somewhat.4 Such changes im-
prove the gate capacitance and result in comparable ballistic
on-current to silicon MOSFETs. Even more effective electro-
static gating may allow the CNTFET to outperform the
MOSFET. For example, the coaxially gated CNTFET deliv-
ers an on-current ~11.2 mA! that much higher than the on-
current per nanotube for the planar array ~1.6 mA!. The use
of a higher dielectric constant would also benefit the CNT-
FET, and if high gate voltages can be used, the ballistic cur-
rents should be substantially greater than that of a corre-
sponding MOSFET because both the injection charge density
and velocity increase.
In summary, the ballistic limit performance of CNTFETs
was evaluated. The I – V characteristics are similar to those
of a conventional MOSFET, except for the occurrence of a
quantized channel conductance. The on-current and trans-
conductance of the computed ballistic CNTFET are well
above the values currently being obtained experimentally
~due to our assumption of ideal metal-nanotube contacts, bal-
listic channel transport, and better gate controlled electrostat-
ics!, suggesting possibility to improve the performance sub-
stantially by better device design. For low voltage operation,
the ballistic CNTFET with a planar gate geometry shows no
advantage over the ballistic silicon MOSFET in terms of
on-current, significantly better performance, however, is
achieved with a coaxially gated geometry.
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